

# ALD ATO nanolaminates with adjustable electrical properties

Riikka L. Puurunen & Hannu Kattelus, VTT


## GOAL

- “Multi-purpose” ALD process for MEMS and other applications
- $\text{Al}_2\text{O}_3$  and  $\text{TiO}_2$  with complementary properties (electrical, optical, etc.) in use at VTT Micronova cleanroom → tune properties using  $\text{Al}_2\text{O}_3/\text{TiO}_2$  layers (i.e., ATO)
- This work: analysis of electrical characteristics of ATO layers

## EXPERIMENT

Capacitors (active area 0.25-4.0  $\text{mm}^2$ )


- Substrate: 150 mm Si wafers
- Bottom isolation: 2  $\mu\text{m}$  thermal  $\text{SiO}_2$
- Bottom electrode Mo, 250 nm
- Inter-level dielectric:  $\text{SiO}_2$  (LTO), 800 nm
- Active dielectric: ALD, ~20-60 nm
- Top electrode: 250 nm Mo + 1  $\mu\text{m}$  Al
- Passivation:  $\text{SiO}_2$  (PECVD), 500 nm
- IV,CV: Agilent 4155C and 4294A equipment




ALD details: Picosun SUNALE™ R-150 ALD reactor,  $\text{AlMe}_3/\text{H}_2\text{O}$  and  $\text{TiCl}_4/\text{H}_2\text{O}$  processes. Cycle times 0.1 ( $\text{AlMe}_3$  or  $\text{TiCl}_4$ ), 4 s purge, 0.1 s  $\text{H}_2\text{O}$ , 4 s purge (fast recipe at 300°C: 1 s purges). ATO grown at 200°C, single  $\text{Al}_2\text{O}_3$  and  $\text{TiO}_2$  layers at 110-300°C. In ATO,  $\text{Al}_2\text{O}_3$  target thickness 1-3 nm;  $\text{TiO}_2$  target thickness 3 nm (or 2 nm);  $\text{Al}_2\text{O}_3$  as starting and ending layer. Number of  $\text{Al}_2\text{O}_3/\text{TiO}_2$  bilayers varied from 6 to 10 to achieve total thickness ~40 nm. After ALD, some samples were heated to 500°C to simulate the effect of possible post-ALD steps in MEMS.

## ELECTRICAL CHARACTERISTICS: ATO


ATO nanolaminates have leakage currents orders of magnitude higher than  $\text{Al}_2\text{O}_3$ . For  $\text{Al}_2\text{O}_3$  sublayers ~2 nm and less, ATO nanolaminates withstand high-power stressing (> 1  $\text{W}/\text{mm}^2$ ) without catastrophic breakdown.



ATO resistivity can be accurately tuned:




ATO dielectric constant increases with  $\text{TiO}_2$  content, together with leakage current




## ELECTRICAL CHARACTERISTICS: $\text{Al}_2\text{O}_3$ and $\text{TiO}_2$

ALD- $\text{Al}_2\text{O}_3$  is a high-quality insulator, also in as-deposited state:




ALD- $\text{TiO}_2$  is semi-insulating. Resistivity is dynamic and a sensitive function of process parameters (temperature, thickness, etc.)



## UNIFORMITY ON WAFER

Over 200 capacitors on wafer were measured. Stdev of  $\text{Al}_2\text{O}_3$  and ATO capacitance in line with stdev of layer thickness (~2% for 200°C deposition), but for  $\text{TiO}_2$ , stdev of resistivity markedly higher.



## CHANGES INDUCED BY ANNEALING

Samples annealed directly after ALD ( $\text{N}_2$ , 500°C, 30 min)

1.  $\text{Al}_2\text{O}_3$ , deposited at 200°C
  - No change in capacitance density
  - No change in leakage current (measurement at 0-2 V)
2. ATO nanolaminate, deposited at 200°C (3 nm sub-layers)
  - Leakage current increased somewhat
  - Measured dielectric constant increased slightly
3.  $\text{TiO}_2$ , deposited at 200°C
  - Resistivity decreased but remained on the order  $10^1$  Ohm cm
  - Uniformity over wafer remained constant

## CONCLUSION

- Electrical properties of ATO nanolaminates can be adjusted in a wide range. The resistivity can be accurately tuned at  $10^5$ - $10^{12}$  Ohm cm. With pure  $\text{TiO}_2$ , lower values are achievable but, at the same time, more difficult to control. Dielectric constant ~25 is easily achieved with ATO nanolaminates.
- ATO layers can potentially be exploited in many applications, where controlled leakage currents and/or high dielectric constant are needed, including (RF)MEMS. With these particular “thermal”  $\text{Al}_2\text{O}_3$  and  $\text{TiO}_2$  ALD processes the deposition conditions are also flexible: ATO nanolaminates can be grown at least 110-300°C on various substrates, including those sensitive to oxidation.

Funding: “ALDKOMP” Tekes project

CONTACT: riikka.puurunen@vtt.fi